

Chapter 3. Shared Memory Routers

This chapter covers the following key topics:

- Hardware Architecture for Shared Memory Routers
- Packet Buffers for Shared Memory Routers
- Packet Switching on a Shared Memory Router

In the previous two chapters, we covered IOS' basic architecture and switching methods in the abstract. To understand how IOS actually works, though, it's helpful to see how it operates on a real router. Because IOS is so closely coupled to the hardware on which it runs, each implementation has its own platform-specific features.

This chapter examines a very basic IOS implementation—the one for a group of routers known collectively as *shared memory* routers. Shared memory routers consist of several products, including the Cisco 1600, 2500, 4000, 4500, and 4700 series of routers. Although individually they all have their own unique features, together they have two major things in common: they all have a bare-bones architecture (just a CPU, main memory, and interfaces) and they all use the system buffers for packet buffering.

Last updated on 12/5/2001
Inside Cisco IOS Software Architecture, © 2002 Cisco Press

Index terms contained in this section

architecture

[shared memory routers](#)

bare-bones architecture

[shared memory routers](#)

IOS

[shared memory routers](#)

memory

[shared memory routers](#)

routers

[shared memory routers](#)

[shared memory routers](#)

